Software Countermeasures Against DPA Attacks: Comparing Masking and Dual-Rail with Precharge Logic

Pablo Rauzy, Sylvain Guilley, and Jean-Luc Danger
TELECOM ParisTech
firstname.lastname@telecom-paristech.fr

There exist side-channel attacks (sca for short) which target the software implementations of cryptosystems. This means that no parts of the software engineering process of a cryptosystem should be overlooked. Ideally, software should be bug-free and rely as little as possible on hand-written code for critical parts. These observations call for formally verified tools such as a certified compiler which would automatically add the necessary protections against sca. Countermeasures can be classified in two categories [7]: on one hand those that use randomness to make the leakage statistically independent from sensitive data, for instance masking [5]; and on the other hand those that make the leakage indistinguishable, for instance dual-rail with precharge logic [6] (dpl for short). Automated masking has already been explored [9] but most efforts have yet to be done for dpl (despite the general-purpose CPU designed in dpl [4]).

Our aim is to list the technological barriers for automated code protection against side-channel attacks, to review the state-of-the-art and to investigate possible directions.

Even when implemented at the software level, masking and dpl countermeasures make assumptions about the hardware [11,1]. These hypotheses must be verified for the additional security to be operational. In masking, the shares should not interfere neither logically (for instance an opcode’s effects should not depend on previously executed opcodes) nor physically (glitches, cross-coupling, self-demasking, etc.). In dpl, we must ascertain that (at least) two equivalent resources exists. These tests are often neglected, however, finding the minimal set of tests is not trivial. Formalizing them would allow to reach full coverage and in fine to automate them. We will detail the goal of these tests, and list a couple of them under some assumptions about the computation environment.

Conceptually, the above mentionned countermeasures are implemented on a modelization of the cryptographic algorithm. For masking, the modelization is a bit more difficult and restrictive because the data and operations in the algorithm must be embedded within a group (for instance $\mathbb{F}_2$, $\oplus$) for Boolean additive masking) which is specific to the masking scheme employed. The protection depends on the linearity of the operation; masking S-Boxes is difficult in general [10] despite some recent advances on generic masking schemes [3]. For dpl, the protections depends less on the algorithm. For example it can be bitsliced [2] which leads to a simple Turing Machine like model that operates at the bit level.

The most important aspect of this work is proofs. Our goals are twofold. First, we would like the compiler implementing the countermeasures to be formally proved (for instance using a model checker, or abstract interpretation), in the sense that it does not alter the semantics of the code it is protecting. The functionality of a cryptosystem should not be changed by securing it against sca. Second, we’d like to be able to formally prove the efficiency of the added security. In this perspective, it is important to keep the code transformations and the model on which we work as simple as possible.

Efficiency in terms of speed at runtime is also an important issue. However an optimization of a protected piece of code should not damage the protection (i.e., losing the statistical independence in the case of masking, or the indistinguishability in the case of dpl). Most known code optimization techniques can be used (rescheduling, sat, . . .) but the optimizations must be security-aware. Formally proved code transformations and security can guarantee the validity of an optimization.

It has been shown that a masking protection induces a $d^2$ factor on the complexity of the protected algorithm, where $d$ is the order of attack [3]. We are not aware of similar efficiency estimations for dpl. We have manually coded a dpl implementation of PRESENT in assembly language. This exercise gave us interesting feedback on the feasibility of its automation. With respect to an unprotected implementation of PRESENT obtained by compilation, the execution time of our version is multiplied by approximately 20. We expect an automated tool to achieve much better results; the rationale for such a tool will be presented in the talk.
References