Formally Proved Security of Assembly Code Against Leakage

Pablo RAUZY Sylvain GUILLEY

Institut MINES-TELECOM, **TELECOM-ParisTech**, CNRS LTCI (UMR 5141). **Paris, France**



Context: countermeasures

	Hardware	Software
Masking	***	***
Hiding (dual-rail)	***	few works!

Problems of masking in software

• Lots of entropy (not available on resource-constrained devices) • Structural vulnerability: existence *high-order* attacks

Dual-rail in software: opportunities

• No need for entropy

• Provable correction of leakage-free (with a finite number of *physical* hypotheses, to do by pre-characterization)

State-of-the-art about dual-rail in hardware [DGBN09]





State-of-the-art: mixed HW/SW, e.g., dual-rail instruction set [CSS13]

Original C program	Program	Program	
unsigned char in kow.	; r6 = in, r7 = key,	; r6 = \overline{in} , r7 = \overline{key} ,	
unsigned char out:	; r0 = 0, r11 = 0xff,	; $r0 = 0$, $r11 = 0xi$	
unsigned temp:	; $r12 = 0 \times \times \times \times \times 00$,	; r12 = 0xXX00, ; (r12) = 0.	
unsigned char shox $[256] = \{0x63, \dots\}$; (r12) = 0 don't care		
$\operatorname{distigned} \operatorname{char} \operatorname{sbox}[230] = (\operatorname{ox} \operatorname{os}, \ldots),$; xor conversion	; xor conversion	
$temp = in ^ kev$	1. xor r9,r0,r0	1. xor r9,r0,r0	
out = sbox[temp]:	2. xor r9,r7,r11	2. xor r9,r7,r11	
	3. xor r10,r0,r0	3. xor r10,r0,r0	
(a)	4. xor r10,r6,r11	4. xor r10,r6,r11	
	5. and r11,r0,r0	5. or r11,r0,r0	
ح لح Compile 🗟	and r11, r9, r6	6. or r11,r9,r6	
\sim	7. and r9,r0,r0	7. or r9,r0,r0	
	 and r9,r10,r7 	8. or r9,r10,r7	
Original Assembly	9. or r8,r0,r0	9. and r8,r0,r0	
r6 = in	10. or r8,r9,r11	10. and r8,r9,r11	
r7 = kev	; lbzx conversion	; lbzx conversion	
$r_3 = sbox = 0xXX00$	11. lwzx r3,r12,r0	11. lwzx r3,r12,r0	
$r_{4} = \varepsilon_{011} $ Transform	12. lbzx r3,r5,r8	12. lbzx r3,r5,r8	
	13. lwzx r9,r12,r0	13. lwzx r9,r12,r0	
xor r8, r7, r6 : add key \Box	; stb conversion	; stb conversion	
1bzx r3, r5, r8 ; sbox lookup	14. stwx r9,r4,r0	14. stwx r9,r4,r0	
stb r_3 , $0(r_4)$; store out	15. stb r3,0(r4)	15. stb r3,0(r4)	
	16. stwx r9,r12,r0	16. stwx r9,r12,r0	
	17. lwzx r9,r12,r0	17. lwzx r9,r12,r0	
(b)	(c)		

Pure software dual-rail: design flow



Courtesy of Zhimin Chen and Patrick Schaumont ECE Department, Virginia Tech Blacksburg VA 24061, USA

An example of Virtual Secure Circuit (VSC):

(a) KeyAddition and SubBytes operations in C code; (**b**) Compiled assembly code; (c) Converted VSC assembly code.

Leakage analysis (physical part)



- indistinguishable resources
- for data and addresses

DPL: Dual-Rail with Precharge

Macro for Boolean operation *op*

r_1	\leftarrow	r_0	mov	rl ı	<u>c</u> 0	
r_1	\leftarrow	a	mov	rl d	l	
r_1	\leftarrow	$r_1 \wedge 3$	and	rl ı	c1 #3	
r_1	\leftarrow	$r_1 \ll 1$	shl	rl ı	c1 #1	
r_1	\leftarrow	$r_1 \ll 1$	shl	rl ı	c1 #1	
r_2	\leftarrow	r_0	mov	r2 1	<u>c</u> 0	
r_2	\leftarrow	b	mov	r2 <i>l</i>)	
r_2	\leftarrow	$r_2 \wedge 3$	and	r2 ı	2 #3	
r_1	\leftarrow	$r_1 \lor r_2$	orr	rl ı	c1 r2	
r_3	\leftarrow	r_0	mov	r3 ı	<u>c</u> 0	
r_3	\leftarrow	$op[r_1]$	mov	r3	lr1,0	p
d	\leftarrow	r_0	mov	d r()	
d	\leftarrow	r_3	mov	d r3	3	

Cost on PRESENT [BKL+07] case-study

	cycle count	code size*	RAM words*
state-of-the-art	11342	1000	18
bitsliced	6473	1194	144
DPL protected	182572	2674	192

* The state-of-the-art code size and RAM words are given for encryption + decryption, while ours are for encryption only. Code size and RAM words are given in bytes.

Optimizations (still with formal proof of correction)

Stochastic characterization [SLP05] of every bit in a general purpose CPU.

Leakage analysis (formal part)



- The existence of non-sensitive signals (*e.g.*, the selection of key size); or loop counters;
- The limited data range of some variables, that makes some parts of the code use constant variables;
- The possibility to go from one macro to the other through register, thereby saving time from the memory transfers;
- The possibility to merge instructions given certain patterns;
- The use of architecture-specific intructions not included in our abstractASM.

Verification:

• Leakage: Hamming distance of values, should be constant

• Symbolic execution to check this constantness property

References

[BKL⁺07] Andrey Bogdanov, Lars R. Knudsen, Gregor Leander, Christof Paar, Axel Poschmann, Matthew J. B. Robshaw, Yannick Seurin, and Charlotte Vikkelsoe. PRESENT: An Ultra-Lightweight Block Cipher. In CHES, volume 4727 of LNCS, pages 450–466. Springer, September 10-13 2007. Vienna, Austria.

Zhimin Chen, Ambuj Sinha, and Patrick Schaumont. Using Virtual Secure Circuit to Protect Embedded Software from Side-Channel Attacks. *IEEE Trans. Computers*, 62(1):124–136, 2013. [CSS13]

[DGBN09] Jean-Luc Danger, Sylvain Guilley, Shivam Bhasin, and Maxime Nassar. Overview of Dual Rail with Precharge Logic Styles to Thwart Implementation-Level Attacks on Hardware Cryptoprocessors, — New Attacks and Improved Counter-Measures —. In SCS, IEEE, pages 1–8, November 6–8 2009. Jerba, Tunisia. DOI: 10.1109/ICSCS.2009.5412599.

Werner Schindler, Kerstin Lemke, and Christof Paar. A Stochastic Model for Differential Side Channel Cryptanalysis. In LNCS, editor, CHES, volume 3659 of LNCS, pages 30-46. Springer, Sept 2005. [SLP05] Edinburgh, Scotland, UK.